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Abstract
Design, simulation, construction, and characterization of a high-fidelity combination
USB DAC / vacuum tube personal audio system.
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Background
Through history, music has long been a source of artistic expression, enjoyment, and a
means of fellowship. Prior to the invention of the phonograph by Thomas Edison in 1877, people
were limited to live music. The advent of a reproducible sonic medium greatly impacted the way
humans interacted with music. Fast forward to 1891, Ernest Mercadier patented the first personal
headphone. Leading up to the first world war, in 1910 the US Navy worked with Nathaniel
Baldwin to develop a better headphone for radio operators and communications experts. After
the second world war, the record label EMI developed stereophonic recording technology, which
lent itself to personal listening quite well. The big push for personal music consumption came in
1958 when John Koss invented the Model 390 phonograph, dubbed a “private listening system.”
Since then, in the high-end audio community, headphones and personal listening systems have
become the go-to standard for the very best of music listening experiences.
High-end headphones require extremely precise and powerful audio signals to be used to
their maximum potential. If used with conventional audio sources like a cell phone or personal
computer, even very expensive high-end headphones will sound average. Only when paired with
a sufficiently high-fidelity audio source will this class of headphone sound the best.
Early audio equipment came before the existence of solid-state devices, and were
primarily based on vacuum tube technology. Even to this day, audiophiles will spend hours
debating the sound of vintage vacuum tube equipment versus modern solid-state equipment.
Some old-school proponents of vacuum tube audio devices claim that solid state audio
equipment “lacks soul” or “is boring” and “not musical,” while solid state enthusiasts claim that
a transistor’s ability to accurately reproduce sound is superior to the “muddy” or “dark” sound
characteristic of vacuum tubes. Vintage equipment enthusiasts will often cite the same argument
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about vinyl records versus digital audio mediums, just to be countered again by supporters of
digital audio. Both sides of these arguments, however, tend to agree on one point: that the “holy
grail” of personal music consumption has sonic elements of both vintage and modern
technology.
Proposed Implementation
The proposed project is to develop a personal audio listening system. Our unique
implementation incorporated elements of both vintage and modern technologies in an attempt to
create a listening experience approaching that of the aforementioned “holy grail” of sonic
characteristics.
Project Goals
The following project goals describe the operational desires of the project; what this
project strives to accomplish.
•

Design, build, and characterize a desktop audio system to play digital audio through
headphones

•

Meet the certification requirements for “Hi-Res Audio” as defined by Japan Audio
Society

•

No power supply “hum.”

•

Display the following two primary sonic characteristics:
o Detail / precision; (i.e.: able to portray fine sounds with clarity and resolution)
o Musicality / warmth / liveliness; (i.e.: not overly analytical, harshly bright, or
piercingly forward)
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Implementation Selection Process
Given the intricacies of recording mediums and audio equipment technologies, the first
consideration for the audio system implementation developed in this project is the overall
topological design. Through the systems level design, significant effort is given to designing the
architecture such that it is accessible to a wide range of listeners while maintaining the
conflicting sonic qualities of modern and retro technology. First, the audio medium which this
audio system supports must be selected. Understanding that the primary source of resolution and
clarity in a modern audio system stems from the transparency of the Digital to Analog Converter
(DAC), digital audio is selected as the supported medium. Other observations support this
decision. First, the vast majority of listeners stream music digitally. Even if the same listener also
collects vinyl records, these enthusiasts typically also stream digital music. Furthermore, modern
records are recorded digitally then transferred to vinyl, a process that removes much of the
accuracy and transparency characteristics of the digital recording - especially that of well
recorded high-resolution music. The audio system implementation presented in this project plays
digital music.
As previously discussed, (see Background) the majority of audiophiles tend to agree that
listening through headphones provides a higher fidelity listening experience compared to even
top of the line speaker systems. The primary reason for this is the internal drivers of headphones
must only accurately reproduce very near-field sound. For example, a listener's ears are mere
centimeters away from the headphone driver, whereas they may be a dozen feet from a speaker.
Headphones are not subject to room acoustics or reflections like speakers. For this reason, the
audio system implementation to be developed in this project drives high-end headphones.
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The remaining system component is the amplification stages between the DAC and the
headphones. The output of the DAC is extremely precise, but is incapable of providing sufficient
power to even the most efficient of headphones. Additionally, to maintain the clarity of the DAC,
it’s output must not be significantly loaded. Sitting between the DAC and the headphones is a
preamp and power amp. The amplification stages are a chance to “color” the analytical sound of
the digital DAC stage with the “vintage sound.” Vacuum tube amplifiers are recognized as being
“musical” and “lively,” so this project implements vacuum tube-based preamp and power amp
topologies. Of particular interest to this project is the way that vacuum tube amplifiers distort the
audio waveforms. Human hearing and perception to harmony has long been studied, and several
medical-based responses of the human sense of hearing are well understood. One of these is that
human hearing weighting tends to greatly prefer even ordered harmonics. Even ordered
harmonics in the study of harmony and human perception are attributed to sonic characteristics
such as space perception and the interpretation of musicality, whereas odd ordered harmonics are
attributed to perception of harshness and dissidence, (Steve Temme). Most vacuum tube-based
amplifier topologies tend to create significant amounts of even ordered harmonics, and relatively
low levels of odd order harmonics. For this reason, in an effort to “color” the analytical sound of
the digital DAC stage with the perception of space and musicality, vacuum tube amplification
was used to provide these harmonics.
Two measurements are important to understand distortion. Both measurements are
metrics, measurable parameters, of distortion. Distortion is simply a modification of an original
signal, and is a relative measurement usually expressed in percent. Harmonic distortion (what
THD or Total Harmonic Distortion measures) is simply distortion that is harmonically related.
For example, if a pure 2 kHz tone is played through a device that creates significant harmonic
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distortion, artifacts at integer multiples of 2 kHz will be measured. Intermodulation distortion
(IMD), on the other hand, is distortion that is not harmonically related. Intermodulation is due to
the modulation or changing of one signal based on another signal. For example, if a tone at 60
Hz is played and a tone at 7 kHz is also played through a device causing significant IMD, then
the interaction of the two non-harmonically related signals cause other artifacts to appear, usually
the consecutive sum and difference of the two incident signals (Rod Elliot).Both THD and IMD
are forms of distortion, and are both created due to modifications of the original signal or signals.
Both THD and IMD are important parameters when describing the distortion artifacts of an audio
device.
Project Constraints
The constraints to this project are the legal, ethical, cultural, and physical limitations to
which the project is naturally constrained. They are detailed as follows.
Safety
The safety constraints of this project pertain primarily to the technician constructing or
maintaining the device and the user of the device.
•

By nature of vacuum tube equipment, the circuits internal to the amplifier subsystem
includes high voltages. High voltage creates two separate safety considerations: electric
shock and arc flash. A fire extinguisher is available at all times. The work environment is
properly ventilated. Proper PPE is utilized (See High Voltage Risk Assessment, p.54).

•

Ferric Chloride is used to produce Printed Circuit Boards (PCBs). Ferric Chloride is
highly acidic. It is a risk if swallowed or if it comes into contact with eyes or skin. Safety
glasses/goggles and rubber gloves are worn and the solution will only be used in a well-
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ventilated environment. Nearby access to an approved eye wash station is insured in the
facility where PCB etching is performed.
•

Due to the global 2020 pandemic, this project was unable to be brought to completion. In
times such as a pandemic, the safety of mankind as a whole overshadows any possible
benefit this project might bring to society.

Environmental
Environmental constraints include the environment in which the physical deliverable
product is intended to operate. The basic limitations are listed below. The device:
•

Should not be subject to extreme heat, cold, or moisture. It is intended to be operated
indoors in living space conditions.

•

Should not be subject to vibration or mechanical shock to protect vacuum tubes and other
fragile components.

Sustainability
Sustainability constraints include limitations placed on the carrying out of the project
with the best interested of the health of the planet in mind. Only one primary sustainability
constraint is noted:
•

Proper procedures will be followed to dispose of used ferric chloride.

Marketability
Marketability constraints are limitations or requirements set in place such that the product
may more easily, efficiently, or inexpensively brought to production. One such constraint is
present in the development of this project:
•

The device is split topologically into three separate subsystems to enable efficient
modification and upgrading as technology changes over the lifetime of production.
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Regulations
Regulations are local of federal regulations that limit features of the deliverable or
procedures in the completion of the project. The only significant regulatory constraint placed on
the project is OSHA NFPA 70e, the governing document for DC potentials in excess of 150
VDC:
•

NFPA-70E does not directly address direct current (DC) arc flash energy or hazard
classification calculation. Instead, IEEE 1584 is referenced as a guideline for these
calculations. The following are calculated before the production process to ensure proper
safety guidelines are adhered to during testing:
o Bolted short circuit current
o Arc time
o Arc voltage
o Arc current
o Arc power
o Arc energy
o Arc incident energy

Project Requirements
The project requirements are a functional description of objective, measurable
performance criteria against which the prototype device may be tested. The project requirements
are criteria that if met, will maximize the probability of meeting the project goals. Requirements
are defined for each of the three subsystems:
•

USB / DAC
o Up to 16-bit / 44.1 kHz (CD) and 24-bit / 192 kHz (Hi-Res) input digital audio

17
o THD+N less than 0.001%
o DSP upsampling
•

Power Supply
o Provide vacuum tube plate voltages to pre amplifier and power amplifier
o Provide vacuum tube heater voltages to pre amplifier and power amplifier
o Provide voltage to USB / DAC
o Less than 12 μV ripple voltage on output
o Less than 10% supply droop under full load
o Input of 120V 60Hz
o Inaudible “hum” under full volume, zero input condition

•

Headphone Amplifier
o Vacuum tube topology
o Primarily even order harmonic distortion
o Less than 10% THD+N at maximum output power into 600 ohms
o Greater than 0.001% THD+N while producing 80 dBspl from intended
headphones

Project Specifications
The project specifications are the measured performance criteria for the prototype device
which includes but is not limited to the design requirements. The audio system developed in this
project will be specified using the following metrics:
•

Frequency response 20 Hz – 20 kHz

•

Maximum power 300 ohms, 600 ohms

•

THD 20 Hz - 20 kHz, 1 Volt RMS input, 600 ohms
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•

IMD

•

Gain

•

Power supply ripple under full load

•

Power consumption under full load

Requirements Derivation
The preceding system requirements were not chosen simply by estimation or intuition;
much thought was dedicated to the requirement definition. The subsequent sections illustrate
how each requirement was chosen with respect to the aforementioned project goals.
USB DAC
In an effort to meet the Hi-Res audio requirements – one of the goals of this project – the
USB DAC is required to accept digital audio of at least 24-bit depth at a refresh rate of 192 kHz.
In addition to this metric, because the team wishes the system developed in this project to be
useful when playing other digital audio, the DAC must also support standard CD quality of 16bit depth 44.1 kHz refresh rate audio.
One of the most important metrics of any DAC is the Total Harmonic Distortion (THD).
Total harmonic distortion is a measure, essentially, of how “accurate” and “pristine” the output
of the DAC is with respect to the digital audio provided to it. Because one of the goals of this
project is the sonic characteristic of detail and precision, this THD measurement was selected
such that the sum of all harmonics produced by the DAC when summed and played back through
headphones results in a sound pressure level below the threshold of perception of human hearing
of 0 dBspl. Typical loud listening level is 80 dBspl (decibel sound pressure level), with peaks up
to 100 dBspl. A change of 0.001% corresponds to a reduction from unity to -100 dB. Thus, even
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the 100 dBspl peaks present in average 80 dBspl music will not create THD such that even in a
quiet room human hearing could not perceive it, if this requirement is met.
A quite controversial requirement listed is that the DAC must perform DSP upsampling.
This is interpolation done by the DAC itself to minimize quantization error. Quantization error
typically causes higher order harmonics, which are very undesirable in this application. Thus, to
meet the requirement of not harshly bright sonic presentation, the DAC is required to perform
DSP upsampling to minimize quantization error.
Power Supply
Aside from the obvious requirements of simply providing power to the various
subsystems and using conventional mains power as input, the power supply design is of utmost
importance when designing a high-fidelity audio system. The most important metric of the power
supply is the ripple voltage. One disadvantage of vacuum tube amplifier circuits is that they leak
a significant portion of the supply ripple into the output. The 12 uV requirement was chosen
because when incident to a typical high efficiency headphone of 104 dBspl / mW, then the
resulting sound pressure level created by the headphone is less than 0 dBspl – the threshold of
human hearing perception.
The second most important metric of the power supply is the supply droop under full
load. Any passive filtering drops voltage as it provides more output current. This voltage droop
under load causes the plate supply voltages in the vacuum tube circuits to be lowered, moving
the quiescent bias point of the tubes around as a function of supply droop. This causes the sonic
characteristics of the supply to shift from the design point as the amplifier becomes more loaded.
Because the bias point may move to an area causing undesirable sonic characteristics contrary to
those listed as project goals, this droop was limited to 10 percent, a number chosen such that the
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resulting difference in distortion calculation with standard vacuum tube characteristic curves is
less than 1 percent. This means that from minimum volume to maximum volume, the change in
sonic characteristic is less than or equal to the most precise component value used to design the
rest of the system.
Headphone Amplifier
For reasons previously discussed, vacuum tubes were chosen as the active device for the
headphone amplifier subsystem, because they provide primarily even order harmonic distortion.
Creating only even order harmonic distortion is an important requirement to meet in order to
support the project goal of creating a sonic characteristic of musicality and warmth.
If the amplifier stage did not create distortion, none of the harmonics perceived by
humans to be musical would be created. Thus, instead of attempting to maintain accuracy as in
the DAC stage, the same 0.001% THD is used as a minimum THD for the amplifier stage at
typical listening levels. If this requirement is met, it means that the distortion created by the
headphone amplifier is above the human threshold of hearing, so that those harmonics may be
useful in the creation of warm sonic characteristics. Too much distortion on the other hand,
sounds “buzzy.” For this reason, the industry standard of less than 10% THD+N at maximum
output power is defined.
Requirements Verification
Each circuit within the power supply is simulated in isolation. Following simulation, the
power supply as a whole is tested. Several methods are used to verify that the performance of the
power supply was within the listed requirements. A digital storage oscilloscope is used to
measure ripple voltage. An RMS high voltage multimeter in combination with a dummy resistive
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load is used to measure supply droop at full power. Output voltage is measured with a standard
multimeter.
Once constructed, the USB DAC is plugged into a computer running the latest
distribution of the Windows operating system. Device Manager is used to ensure that the OS
recognizes the DAC as an audio device. To measure THD+N, a .wav file of a pure sine wave is
synthesized using MatLab and played at full volume from the DAC. A signal source analyzer
with a high impedance probe, or digital storage oscilloscope with sufficient bandwidth and noise
floor specifications, as well as a frequency domain mode, is used to measure the spectral output
of the DAC while playing the pure sine wave file. Based on the measured level of the
fundamental and harmonic frequencies, the THD+N figure is calculated. To measure the
frequency response of the USB DAC, the same equipment is used to capture a max hold capture
from the output of the DAC as a .wav file sweeping from 20hz to 20kHz while played at max
volume into a 1MΩ load.
The basic topology of the pre and power amp stages is optimized mathematically and
then simulated using basic triode models in LTSpice. The pre and power amp stages are tested
individually and as a whole. The same basic measurement techniques are used to measure
THD+N and frequency response as were used to measure the USB DAC, with one modification.
Instead of playing a synthesized .wav file, a very low noise waveform generator is used to create
a pure sine wave and that sine wave was incident on the input of the amplifier stages.
Measurements are taken at the amplifier output.
The listed requirements are a best effort attempt to capture, in a single set of performance
metrics, the technical realization of the two conflicting sonic characteristics stated previously
herein under project goals. The technical measurements described previously validate only the
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technical requirements; they do not validate that this set of technical requirements results in the
desirable sonic characteristics. To more accurately capture the success of this implementation of
an audio system, the team members will construct and perform a double-blind listening test
among themselves comparing the relative sonic characteristics of the audio system developed in
this project, and an off-the-shelf solid-state headphone DAC/amp.
Test Plan
•

Right Mark Audio Analyzer + studio interface
o Frequency response
o THD
o IMD

•

Oscilloscope + 600-ohm dummy load + Chord Mojo
o Maximum power
o Frequency response
o THD+N
o Gain
o Supply ripple
o Power consumption

•

SPL meter + headphones + Chord Mojo
o Supply noise audibility
o Sonic characteristics
Though most of the testing was unable to be completed due to lab availability due to the

global pandemic, the testing that was able to be conducted is listed in later sections of this
document.
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Literature and Market Search
A number of open-source and open-hardware designs for various audio equipment are
available online. These references are very useful when learning audio design techniques, but are
only so useful when designing towards a set, unique set of requirements. The basic design
methodology, however, is still indeed useful. For example, most recent patents with regards to
audio devices are centered around minimizing size and weight of the device rather than obtaining
some unique sonic characteristic. Most dated audio design references are primarily interested in
simplifying the design without sacrificing fidelity, and are primarily targeted towards speakers
rather than headphones. The system developed in this project is less interested in the packaging
and more interesting in obtaining a specific sonic character. As such, the implementation of this
project is unique, going against both modern and vintage trends in audio design.
Two current headphone amplifiers on the market are the Feliks Audio Elise and the Schiit
Audio Gungnir paired with the Mjolnir. A basic description of each is provided below:
•

Feliks Audio Elise
o Cost: $1400
o Doesn’t have DAC
o Similar preamp architecture based around similar preamp tubes and identical
power tubes
o Reviewers describe a “muddy” sound - too “tube-y”

•

Schiit Audio GUNGNIR + MJOLNIR
o Cost: $899 + $849 = $1748
o Solid state output buffer
o Delta-Sigma DAC
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o DAC and amp are separate systems
The implementation of the audio system developed in this project is unique and different
from these currently available systems in several ways. The Elise is reported to display sonic
characteristics of warmth so dominantly that the amp is considered “muddy” and lacks articulate
voicing. Additionally, this headphone amplifier does not include a DAC or preamplifier
functionality; it is strictly a headphone amplifier. The Schiit audio equipment is a sort of hybrid
setup. The DAC and the amp are physically separate devices, and must be purchased separately
and connected together. The DAC used is a Delta-Sigma DAC, which is extremely undesirable
for the design goals in this project, and the output buffer of the amplifier is solid-state, again
undesirable for the sonic characteristic this project strives to create. Essentially, this project
attempts to take the desirable aspects of these off the shelf systems and combine them into one
go-to solution for personal audio.
Defense of Engineering Complexity
To demonstrate that the proposed project will require design effort of adequate rigor
expected of a senior project, the ABET Criteria for Accrediting Engineering Programs, Section
IV, will be used. The definition of a “Complex Engineering Problem” is given as the following:
Complex Engineering Problem: Complex engineering problems include one or more of
the following characteristics: involving wide-ranging or conflicting technical issues,
having no obvious solution, addressing problems not encompassed by current standards
and codes, involving diverse groups of stakeholders, including many component parts or
sub-problems, involving multiple disciplines, or having significant consequences in a
range of contexts
The subsections below address some of these criteria.

25
Multiple Disciplines of Study
To complete this project successfully, the team must have a mastery understanding of
much of the coursework completed in UAH electrical engineering curriculum. All of the
participating members must understand basic circuit and filter design from EE 213 along with
amplifier circuits, rectifier circuits, and power supply design knowledge from EE 315. A good
understanding of electromagnetics is needed from courses EE 307 and EE 308 for the
optimization of transformers and inductors for various filters used throughout the design.
Additionally, the team must understand continuous and discrete time system analysis for analog
circuits and signal conversion. Finally, vacuum tube design is not taught in undergraduate
curriculum. This topic must be learned by the students to successfully complete this project.
Conflicting Technical Issues
Designing a vacuum tube headphone amplifier requires engineering students to overcome
many complex engineering problems in many different subjects of engineering. There are a few
key conflicting technical issues that need be resolved to ensure the headphone amplifier works
well. One of these conflicts is that the circuits must be both high-fidelity and high power. This is
challenging because in most cases a compromise must be made between one or the other. The
goal is to limit these compromises as much as possible by employing good design practice such
as separate channels for the audio to eliminate crosstalk, among other design techniques.
From a functionality standpoint, the audio system is desired to be able to recreate precise
sounds, but also sound musical and not overly analytical. Most solid-state types of amplifiers
sound very analytical and “boring” to listeners, yet most purely vacuum tube power stage
amplifiers tend to sound too “warm” and “colored” for the same listeners. Our design will aim to
have analytical sonic properties while also maintaining musicality.
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Has No Obvious Solution
As previously mentioned, unique to this project is the merging of vintage and modern
technology and design techniques in an attempt to create a system with a specific sonic voice. Of
the many different topologies and approaches to each individual circuit, the one most optimal
must be decided. Many intricacies are involved in just the topological design, let alone the
optimization and implementation of a selected topology. Due to the unique nature of this
project’s approach to audio system development, few “cookie cutter” patterns are available for
the team to follow; the design must be unique to this project.
Work Breakdown
The personal audio system developed in this project is comprised of three primary
subsystems. The team supporting this project consists of three individuals; the divvying up of
work is quite simple. Each team member will be primarily responsible for a single subsystem.
Work Breakdown Structure
The following figure depicts the structure of the team as individual design elements,
segregated by subsystem and management function.
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Figure 1: Work Breakdown Structure
Detailed Task Schedule
The figure below details the tasking schedule. Note the parallel development.

Figure 2 : Detailed Task Schedule

28
Team Member Roles
This project lends itself well to role segregation based on subsystems rather than team
roles. This project has three distinct, yet related subsystems. Each of the team members is
responsible for one of the subsystems. In addition, each member is responsible for a team role.
Drew Prevost
•

Team role: Project lead
o Interact with other subsystem developers
o Promote integration of subsystems
o Make systems / project level decisions

•

Subsystem: Headphone amplifier
o Preamplifier topology selection
o Preamplifier design
o Preamplifier measurement and analysis
o Power amplifier topology selection
o Power amplifier design
o Power amplifier measurement and analysis
o Filter design and analysis for signal path through headphone amp stages
o Signal integrity design for signal path through headphone amp stages

Andrew Horton
•

Team Role: Documentation Manager
o

Ensure timeliness of deliverables

o

Keep document formatting uniform

o

Edit verbiage, grammatical errors, and content as needed
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•

Subsystem: USB/DAC
o

USB interface topology selection

o

DAC topology selection

o

USB and DAC integration

o

DAC output measurement and analysis

Nate Drinkard
•

•

Team Role: Procurement
o

Make decisions on parts to buy

o

Weigh cost to performance for individual parts needed for audio quality

Subsystem: Linear Power Supply
o

Power supply topology selection for each sub circuit

o

Power supply design

o

Power distribution network development and analysis

o

Power filtering scheme development

Contingency Plans
As a risk mitigation effort, the DAC incorporates an SoC that supports 16-bit I2S
protocol. This SoC handles USB communication and Windows drivers, to shield this project
from delving into firmware development. Headers are incorporated onto the DAC PCB such that
after the verification of the DAC, a higher fidelity I2S converter may be developed or purchased
and be used in place of the SoC on the prototype DAC.
The three subsystems will be kept separate so diagnosis of issues within each subsystem
can be performed separately. If the development of one subsystem takes longer than expected,
off-the-shelf components will be substituted when the test being conducted requires the full
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system. For example, if the power supply is behind schedule and the amplifier is ready to be
measured, a benchtop lab power supply may be used to power the amplifier stage for testing.
Design
Each of the subsystems are developed so that they may be used independently from the
other subsystems, or used together as an integrated desktop audio system.
System Architecture

Figure 3: System Block Diagram
The basic use case of the audio system developed in this project is given in the above
figure. The power supply is powered from AC mains and produces the high voltage required by
the headphone amplifier and the low voltage required by the USB DAC. The USB DAC
connects to a computer or other digital audio device, receives the digital audio information, and
converts this information into single ended stereo audio. These audio signals are then sent
through the headphone amplifier and finally played back through headphones.
The guiding design philosophy is well demonstrated in the system block diagram. The
sonic information is in its purest form digitally. First, the DAC attempts to replicate the digital
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information as accurately and transparently as possible. This pristine, clinical representation of
the recorded audio, if it could be directly perceived as a near perfect replication of the digital
information, would lack the sonic elements that the human sense of hearing associates with
hearing real instruments or hearing real sound produced in space in real time; it would indeed
lack a sense of musicality, space, and realness. The additive nature of the headphone amplifier
stage serves to fill in these “missing” sonic elements. It must be noted, however, that these sonic
elements are not a part of the digital audio; they are artifacts intentionally created through the
design of the amplifier, such that the listener donning the headphones perceives the sound as if it
were original. The sense of realism and musicality is often lost during the recording, mixing,
mastering, and encoding process. The headphone amplifier section serves to create artifacts
similar to those lost and add them back into the music.
USB DAC
The USB DAC design is split into three circuits: a power regulation circuit, a digital
conversion circuit, and an analog buffer circuit.
Power Regulation Circuits
Clean power is crucial for the accuracy of the DAC, so the team opts to perform a final
linear regulation local to the DAC PCB rather than performing it elsewhere in the chassis near
the much more electromagnetically noisy power supply. The regulation circuit uses linear
regulators and much bulk capacitance. A difficult aspect of the circuit design is selecting
regulator ICs such that the thermal dissipation to ambient in still air is sufficient to keep the
linear regulators within their specified operating temperatures. The power section of the DAC
design is shown in the figure below:
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Figure 4: DAC Power Regulation Circuit
Conversion Circuits
The conversion circuits of the DAC serve two purposes. First, interface via USB to obtain
digital audio information and convert it to a protocol easily used by the rest of the circuit.
Second, to convert the digital protocol to an analog waveform representative of the digital
information.
The conversion stage is based around the PCM2707C SoC. This SoC is generally used in
cheap handheld audio devices. It incorporates USB functionality, protocol conversion, an onboard DAC, and low power stereo headphone amplifier. For this project, this part was chosen
simply to be used for USB connectivity and protocol conversion. The protocol used is I2S – inter
IC sound bus. This protocol is a serial link used frequently in high speed digital audio. It is used
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because the serial nature of the bus is convenient when clocking individual samples to a
hardware DAC for conversion at a given rate. The various jumpers are used to disable the
headphone amplifier and DAC functionality of this SoC.
The DAC IC selection is a major part of the development of the USB DAC subsystem.
The DAC IC selected is the PCM1794A-Q1. This particular DAC is a hybrid delta-sigma and
multibit converter. Additionally, this DAC supports 24-bit 192 kHz I2S audio information, and is
available for a reasonable price.
Ideally, a true multibit DAC would be used. However, multibit DACs are exceedingly
expensive. A true multibit DAC is any conversion architecture such that each bit is
independently converted simultaneously. These types of conversion architectures are known to
be extremely precise, with very little quantization noise. The alternative to a multibit DAC is a
delta-sigma DAC. This type of DAC only has a few true bits, opting to modulate a fewer number
of hardware conversion elements to appear as if a larger number of conversion elements was
used. A positive feedback modulator is implemented to achieve a higher effective resolution.
This is undesirable for a multitude of reasons, including lack of transparency, reduced accuracy,
and reduced frequency response particularly in higher frequencies of the audio spectrum.
Unique to the PCM series of DACs is a hybrid multibit / delta-sigma converter. The
conversion of the most significant bits of the incoming I2S data with very high signal to noise
ratios is performed with a delta-sigma modulator to reduce the total number of conversion
elements with minimal disadvantage. The least significant bits, where the delta-sigma modulator
struggles to perform, are of a true multibit architecture. Thus, the PCM series of DACs is a prime
candidate for the DAC IC to be used in this project. The conversion circuits of the DAC
subsystem are shown in the figure below.
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Figure 5: USB DAC Conversion Circuits
Buffer Circuits
The buffer circuits of the DAC subsystem perform two functions. First, the circuit
converts the differential current mode output of the DAC IC into differential voltage. Second, the
circuit converts the common-mode differential voltage signals into single-ended stereo audio
signals. These circuits are based around cascaded operational amplifiers, and the design of this
type of circuit is well documented in technical literature. This particular implementation is
designed according to the guidelines described in TI App Note # SBAA333, the sister datasheet
for the selected DAC IC.
Several elements of the buffer circuit are not immediately apparent. Each feedback loop
of each cascaded operational amplifier has both a low pass filter integrated. The filter design of
the first current to voltage conversion operational amplifier is such that the cutoff frequency is
approximately 44 kHz. The filter design of the differential amplifier is such that the cutoff
frequency is approximately 66 kHz. These are chosen per the application note guidance to
increase stability and eliminate possible parasitic oscillation behaviors associated with common
mode current conversion. The schematic of the buffer circuit is shown in the figure below.
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Figure 6: USB DAC Buffer Circuits
PCB Design
The development of the USB DAC PCB is based primarily around finding an acceptable
compromise between manufacturability and fidelity. The board is limited to two sides for
manufacturing reasons. For the same reason, ground pours are limited. The signal paths remain
isolated by as much ground pour as possible without crossing or changing layers to improve
fidelity and reduce noise. This caused the power distribution of the board to suffer, often
changing layers and routing across signal paths on the opposite side of the board. These events
were minimized over several iterations of the PCB layout. Autodesk Eagle was used as the
layout software. The PCB design is shown in the figure below.
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Figure 7: USB DAC PCB Design
Power Supply
The power supply developed in this project is split into three primary power rails: the
vacuum tube plate supply rail and two DAC supply rails. The plate supply rail is a 250-volt rail
that must be capable of supplying a constant 0.5 amps. The two DAC rails are positive and
negative 12-volt rails each capable of supplying 0.2 amps, identical in design except referenced
to opposite sides of zero volts to each other.
Surge Stopper
Power supplies of this magnitude contain significant capacitance. Upon the initial
application of mains voltage, these capacitors will charge very quickly. Sufficient capacitance is
present in the power supply developed in this project such that this so-called inrush current may
trip a loaded breaker, cause brownout conditions to other devices powered by the same mains
circuit, and a plethora of other undesirable conditions. To reduce the inrush current, an active
surge stopper was developed. The circuit is shown in the figure below.
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Figure 8: Surge Stopper Circuit
The operation of the circuit is relatively straightforward. A resistor, diode, and capacitor
connected across the input form a low pass RC filter. The capacitance in this filter is slowly
charged up to the input voltage through the resistor. The diode serves to keep the capacitor from
discharging during the negative half cycle of the input AC voltage, charging the capacitor each
positive half cycle, up to the peak value of the incoming AC voltage. This capacitor is used as a
reference for an N-Channel MOSFET. The drain of this FET is connected to the input AC. The
source of the FET is the output of the surge stopper. By observation, assuming constant input
voltage, the output of this circuit is equal to the voltage across the timing capacitor minus the
gate to source threshold voltage of the transistor. Extending this observation to AC input, the
circuit essentially modulates the on-resistance of the FET as the timing capacitance charges,
providing a high effective series resistance when the timing capacitor is relatively discharged,
and providing very littler effective resistance once the timing capacitor has fully charged. The
two switches are opposite polarity poles of a DPDT relay, such that when the surge stopper is
enabled, the input voltage is connected to the circuit. When the surge stopper is disabled, the
input is disconnected while a second resistor is switched across the timing capacitor to discharge
it, arming the circuit for the next turn on. The gate Zener diodes are to protect the gate in the
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event that the output potential drops at a rate much faster than the timing capacitor, which could
potentially exceed the gate to source maximum voltage of the FET.
Voltage Doubler
After the surge stoppers, the input AC is rectified using a doubling full wave bridge
rectifier. This type of rectifier was used to double the incoming voltage to a potential well above
the required potential for further regulation, without the need for a large and costly transformer.
Bleed resistors are implemented to discharge the resistors within twenty seconds of power off.
The voltage doubler circuit is shown in the figure below.

Figure 9: Voltage Doubler Circuit
LC Filter
After the voltage doubler, an LC filter is used to filter out the 120 Hz ripple associated
with rectifiers. The LC filter is used to reduce the ripple of the voltage doubler to less than five
volts. The LC filter is shown in the figure below.
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Figure 10: Plate Supply LC Filter
Linear Regulators
Rather than purchasing exceedingly expensive linear regulators off the shelf, a linear
regulator topology was developed. Two of these linear regulators are used in series for a number
of reasons. First, sufficient PSRR (power supply rejection ratio) is required to reduce the supply
ripple such that no audible hum is heard through the headphones. Cascaded regulators help
greatly with this goal. Second, linear regulators dissipate nontrivial amounts of heat. By splitting
the regulation into two stages, the voltage drop across each stage is reduced, spreading the total
heat dissipation across multiple stages. The linear regulator circuit is shown in the figure below.

Figure 11: Linear Regulator Circuit
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This circuit is very similar to the active inrush limiter previously discussed. Rather than
am RC filter used as the reference for an N-channel buffer, a Zener regulator is used as the
reference. Input and output capacitances are used to shunt ripple to ground and increase the
PSRR. Operation of the circuit is relatively simple. Assume initial steady state, the output
voltage equal to the reference Zener voltage minus the gate threshold voltage of the pass FET. If
the output were to rise, the gate to source voltage is reduced, causing the FET to begin to turn
off. If the output were to fall, the gate to source voltage is increased, causing the FET to begin to
turn on and conduct more current to charge the output capacitance. Similar analysis is performed
with variations at the input.
DAC Supply Rails
The DAC supply rails are combinations and simplifications of the previously described
circuits developed for the plate supply rail. First a step-down transformer is used to reduce mains
voltage. Second, a full wave bridge rectifier is used to convert the negative half cycles to
positive. An RC filter is used to smooth this rectified AC. Finally, a pi filter is developed to
further reduce ripple. Each of the DAC supply rails are identical, but referenced on opposite
sides of ground. The circuit is shown in the figure below.

Figure 12: DAC Supply Rail
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Headphone Amplifier
The headphone amplifier is split into two sub circuits. The first circuit is a preamplifier
circuit. The preamplifier is used to convert the very precise, yet easily distorted output from the
USB DAC to a level sufficient to drive the rest of the headphone amplifier circuit. The second
sub circuit is the power amplifier circuit, which is a circuit that is used to provide the high
current required by the headphones.
Preamplifier Development – First Iteration
The preamplifier underwent two design iterations. The first iteration is based on the 6N1P
vacuum tube, a dual triode high-mu tube. One 6N1P is used per channel, and each channel is
identical. Using a separate package per channel helps greatly with crosstalk and isolation
between channels.
Topologically, the preamplifier developed for this project has a gain stage, and a buffer
stage. The design philosophy is to obtain sufficient gain in a single stage, regardless of output
impedance or other optimizations, then use the convenient second triode in the package as an
active buffer to both provide sufficient current to the device being powered by the preamp, and
isolate the gain stage from other circuits in the signal chain.
The gain stage is a circuit called a “common cathode” gain stage. This circuit is a two
input, two output, single ended, quadra pole circuit. One of the poles of the input and output are
common, hence the name. The common cathode gain stage is selected as the primary voltage
amplification stage for a number of reasons. First, this circuit is known to create primarily
second order harmonics, which meets the design requirement in support of the project goals for
sonic characteristics. Second, very high gain is possible, which is needed to push the signal
through the following stages of the headphone amplifier. The trade-off for such high gain is an
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equally high output impedance. High output impedance is undesirable because the load
impedance forms a divider with the output impedance of the gain stage, which creates a negative
feedback loop and the associated odd harmonics, which for previously discussed reasons are
undesirable. The load line for the gain stage triode is shown in the figure below.

Figure 13: Preamp Iteration 1 Gain Stage Load Line
The second triode in the package is used to combat the problems associated with a very
high gain. A buffer circuit called a “cathode follower” is used. This type of circuit is a circuit
with a theoretical maximum voltage gain of unity, yet a very high current gain. Other
characteristics include very high input impedance, yet very low output impedance (at the expense
of gain). The full first iteration of the preamp is shown in the figure below.

Figure 14: Preamp First Iteration Circuit
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The input of the preamp is directly coupled (DC coupled), while the output of the
preamplifier is AC coupled, or capacitively coupled. This is to center the output AC portion of
the waveform around zero volts, eliminating damaging DC bias.
Power Amplifier Development – First Iteration
The circuit used for the power amplifier is a special variation of the cathode follower
circuit used as the output buffer in the preamplifier circuit. This circuit is called the Optimized
White Cathode Follower (WCF). Essentially, the WCF is two cathode followers stacked in
series, but one of them is driven using a phase inverted replica of the input to the first follower.
This forms a pseudo push-pull circuit, which is desirable for a number of reasons, primarily the
extremely low output impedance. An extremely low output impedance means that lower
impedance headphones than the several hundred-ohm headphones typically used with tube
equipment may also be effectively driven by the power amplifier. Additionally, by symmetry, the
WCF tends to cancel odd order harmonic content, leaving only even order harmonics. The first
iteration of the power amplifier was based on the 6DJ8 vacuum tube, a tube similar to the
familiar ECC88 but with a higher transconductance. The circuit is shown in the figure below.

Figure 15: Power Amplifier First Iteration
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Headphone Amplifier Simulation – First Iteration
LT Spice by Linear Technologies was used to simulate the pre and power amplifier
circuits connected together to form the full headphone amplifier. A 64-ohm resistor is used to
model typical headphones. A 1-volt peak to peak sine wave at 1 kHz is input to the first stage of
the preamp. The input signal and the output across the load resistance are plotted in the time
domain. The simulation result is shown in the figure below.

Figure 16: Headphone Amp Simulation First Iteration
Preamplifier Development – Second Iteration
The preamplifier underwent a number of changes during the second iteration. First and
most significantly, the tube of choice was changed to the popular guitar preamp tube, the ECC88
due to availability and general familiarity of the audio community with this tube. Second, the
gain stage of the preamp was significantly redesigned. The new design uses a plate voltage of
250 volts. The bias point of the grid was moved to a much less linear portion of the tube load
lines. The calculated output impedance is 9928 ohms, which is high but reasonable. The
calculated gain of this stage is 22. An unbypassed cathode resistor is chosen for grid biasing. The
output buffer section of the preamp remained largely unchanged. The load line for the gain stage
triode is shown in the figure below.
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Figure 17: Preamp Load Line Second Iteration
The quiescent state selection is such that the gain is maximized, yet the anode resistance
is reasonable. Additionally, the tube is very under-driven, by most amplifier standards. Even in
radio frequency communication amplifiers, the ECC88 when used as a single ended gain stage
triode is driven much “hotter” than it is in this project. This is intentional, because by choosing a
“softer” lower load line, the sources of distortion are controlled, and limited to primarily
asymmetries in the positive and negative going grid bias pints, which in turns limits the harmonic
spectral output to primarily low ordered even harmonics. The second iteration preamp circuit is
shown in the figure below.

Figure 18: Preamp Circuit Second Iteration
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Power Amplifier Development – Second Iteration
The power amplifier section underwent massive changes. The white cathode follower
topology was completely abandoned for the following reasons:
•

Lack of significant second order harmonic distortion per simulation results

•

Complexity

•

Instability at various output impedances
The second iteration of the power amplifier is less an amplifier and rather a very large

buffer circuit. Topologically, each channel of the power amplifier is a set of two paralleled,
capacitance coupled cathode follower buffers. The tube of choice changed to the much larger
octal base 6AS7. This tube is an old power rectifier tube. As such, the plate voltage is
selected as 180 volts, reminiscent of the old Music Man amplifiers in which the 6AS7 is
famously used. The quiescent plate current is chosen to be 100 mA to run the tube thermally
hot, contributing to an excess of free electrons on the cathode, causing the tube to sound
“warm” if guitar amplifier design theory holds true. The bias point is selected at half the
input voltage; 90 volts. A grid bias of -30 volts is required for this operation. The gain of this
stage is calculated to be 0.604, with an output impedance of 93.3 ohms. With two of these
buffers paralleled, the output impedance drops to a mere 46.7 ohms. The load line of this
condition is shown in the figure below.
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Figure 19: Power Amp Load Line 180 Volts
In an effort to simplify the power supply design, an attempt was made to find a bias point
on the 6AS7 characteristic curve such that the plate supply may be the same as the preamplifier
of 250 volts, yet with the same biasing conditions. This would, in effect, rotate the load line
around the predetermined bias point. The load line for this condition is shown in the figure
below.

Figure 20: Power Amp Load Line 250 Volts
When biased as such, the resultant gain is 0.64. The required cathode resistance is 2500
ohms. The output impedance is the same 93 ohms. The basic design of this buffer stage is quite
elegant. By paralleling two buffers per channel, a single package tube is used per channel,
assisting to minimize crosstalk. Additionally, a physically large tube like the 6AS7 has a very
large plate area. Literature suggests that a large plate are and the associated availability of
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electron holes results in a sonic nature that is both articulate and naturally compressed. Both of
these properties are the basic sonic properties of a large studio recording room. The surmise is
that these characteristics will assist in creating the sense of realized space to the listener. The
second iteration power amplifier circuit is shown in the following figure.

Figure 21: Power Amp Second Iteration Circuit
Of particular note is the biasing network. Two cathode resistors are used. The upper
cathode resistor is used to provide the bias voltage. The lower cathode resistor is strictly used to
limit the plate current. The disadvantage of this approach is that even in the quiescent state, the
lower cathode resistor must dissipate 150 watts of heat. A heatsink was selected such that a
standard TO package through hole resistor in free air would remain within the operating
temperature of the resistor using a basic first order thermal calculation.
Headphone Amplifier Simulation – Second Iteration
The second iteration of the preamp and power amp circuits are simulated in their entirety
in LT Spice. The input is a 2 volt peak to peak sine wave of 1 kHz. The input, preamp output,
and power amp output are plotted in the time domain. The simulation circuit and the simulation
results are shown in the figures below.
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Figure 22: Second Iteration Headphone Amp Simulation Circuit

Figure 23: Second Iteration Headphone Amp Simulation Result
Headphone Amplifier MatLab Analysis
A MatLab script was used to take spice simulation results and calculate the total
harmonic distortion. The built-in spice simulation is extremely inaccurate when calculating this
data. For this reason, a MatLab script performing the following functions was developed:
•

Interpolation

•

FFT

•

Spectral plot

•

THD calculation
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The image below shows the basic results of the MatLab interpolation script on one negative
peak of the amplifier output sine wave signal. The discrete points can be clearly seen in the lefthand image. The right-hand image is the interpolated data. A chi algorithm was used to force the
interpolation to pass through all the original points. This ensures that no data is lost in the
interpolation process – only the noise floor is reduced.

Figure 24: MatLab Interpolation
The image below shows the spectral output of the input 1khz sine wave, as a baseline.
Any additional THD in the following stages of the simulation above this baseline are those
contributed by the amplifier. 0.000024 percent TND+N is shown. This demonstrates the success
of the MatLab interpolation algorithm.

Figure 25: Input THD Simulation
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The image below shows the spectral output of the preamplifier when subject to the input.
0.8% THD+N is shown.

Figure 26: Preamp THD Simulation
The image below shows the spectral output of the power amplifier stage with a 600-ohm
load. 0.86% THD+N is shown.

Figure 27: Power Amp THD Simulation
The results of the MatLab analysis of the Spice simulation results point towards a welldesigned headphone amplifier. The THD is situated within the requirements, and the gain of each
stage is within margin of error from the hand calculations.
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Subsystem Construction and Testing
The subsystems were iteratively constructed and tested as they were developed. This
approach allowed each circuit to be tested individually, minimizing risk of error.
COVID-19 Pandemic Note
The novel Coronavirus pandemic forced work to stop for the most part on this project.
However, work has been able to continue in a limited capacity. The power supply subsystem was
able to be completed. The headphone amplifier subsystem was able to be completed. Most of the
work on the USB DAC subsystem was able to be completed, but the DAC was not able to be
physically constructed due to limited laboratory availability for chemical etching and SMD pad
soldering. Below are our continued efforts. The team fully intends to construct the DAC and
integrate it into the system once the pandemic travel restrictions are lifted.
High Voltage Risk Assessment
As previously noted, to comply with regulations surrounding high voltage DC systems,
certain calculations must be performed to indicate the required level of personal protection
equipment (PPE). The following points are the results of these calculations for two cases. The
first case is with the chassis frame exposing the power supply. The second case is the chassis
case enclosing the power supply but exposing the other subsystems containing high voltage.
Case 1, Arc Flash
•

AC Section
o Assume mains input is compliant with National Electrical Code
o 482mm (19”) arc flash boundary
o PPE category #1
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•

DC Section
o Worst case failure is bolted short across bulk capacitance of plate supply
o Bolted short circuit current: 1.7 kA
o Worst case conductor spacing: 60 mm
o 482mm (19”) working distance
o Input protection operation time: <0.7 s
o Incident arc energy: 6.003 cal / cm^2
o 528 mm (20.8”) arc flash boundary
o PPE category #1

Case 1, Electric Shock
•

AC and DC Sections
o 1 m (3’ 6”) limited approach boundary
o “Avoid contact” prohibited approach boundary

Case 1, Mitigation
•

Arc Flash
o PPE category #1: Fire retardant shirt and pants
o Safety glasses
o “Arm Length” rule

•

Electric Shock
o Remove jewelry
o “One Hand” rule
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Case 2, Arc Flash
•

AC Section
o N/A

•

DC Section
o Worst case failure is bolted short across output of plate supply
o Bolted short circuit current: 8.5 kA
o Worst case conductor spacing: 10 mm
o 482mm (19”) working distance
o Input protection operation time: <0.003 s
o Incident arc energy: 0.08 cal / cm^2
o 62 mm (2.4”) arc flash boundary
o PPE category #0

Case 2, Electric Shock
•

AC Section
o N/A

•

DC Section
o 1 m (3’ 6”) limited approach boundary
o “Avoid contact” prohibited approach boundary

Case 2, Mitigation
•

Arc Flash
o PPE category #0: non-meltable material
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•

Electric Shock
o Remove jewelry
o “One Hand” rule

Power Supply Construction
Several manufacturing methodologies could be considered when building the prototype
power supply. Given the “vintage” nature of this project, a freehand “rats nest” construction
method is used.
Surge Stopper
The surge stopper is the first circuit to be constructed. The images below show the
completed surge stopper circuit alongside a test of the circuit stopping a surge at 60 volts.

Figure 28: Surge Stopper Construction

Figure 29: Surge Stopper Test
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Voltage Doubler
The image below shows the construction of the voltage doubler, and integration of the
surge stopper circuit local to the voltage doubler. This circuit was testing using a simple
multimeter.

Figure 30: Voltage Doubler Construction
Linear Regulator
The linear regulator circuit was constructed similar to the surge stopper. A heatsink was
manufactured by chopping off a portion of a larger CPU heat sink. The regulator circuit was
tested by shorting all but one of the reference Zener diodes. A benchtop power supply was then
used to make sure the regulator was able to regulate the output to the reference level. This test
setup is shown in the image below.

Figure 31: Linear Regulator Construction
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Power Supply Circuit Integration
The power supply as a whole was finally constructed using each of the previously
prototyped sub circuits. The following image depicts the completed power supply.

Figure 32: Complete Power Supply
Power Supply Testing
With the power supply fully constructed and each sub circuit tested, the power supply as
a whole is tested to ensure it meets the requirements listed previously herein. Because the zerovolt rail is not earth ground, an isolation transformer was used to take measurements. The same
measurements were taken as described with each sub circuit test, except fully integrated and at
the full voltage.
A fatal error was discovered. The output of the linear regulators was nowhere near as
quiet as was required to meet the requirement. An oscilloscope trace of the output of the first
linear regulator is shown below.

58

Figure 33: Broken Linear Regulator
After many hours of diagnostic investigation and several burnt components, the source of
the output ripple was found. The Zener reference regulator was riding the knee of the Zener
transconductance curve due to the ripple output of the preceding LC filter. See image below, in
particular note the circled region. The input ripple happened to be situated right between the
breakdown and leakage regions of the diode transconductance curve. Thus, the Zener regulator
was unstable. It was discovered that insufficient Zener current was the fault. Additional
paralleled Zener resistors were added, and the problem remedied. The output ripple is so low that
even a high-end digital oscilloscope cannot measure the ripple.

Figure 34: Diode Transconductance
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Finally, the power supply as a whole was turned on with zero surge current,
immeasurable ripple, and output voltages that were well within tolerable values. The image
below shows the voltages through various stages of the supply.

Figure 35: Power Supply Levels
Headphone Amplifier Construction
To construct the headphone amplifier, a test stand was manufactured to hold the vacuum
tubes during this initial prototyping phase. The preamp and power amps are constructed onto
their own respective breadboards. Basic performance verification tests were conducted.
Preamplifier
The preamplifier layout was designed such that the spacing between any two points not
directly connected to each other would be greater than five pins apart. Five pins at sea level and
standard atmospheric pressure is the distance between metal pads such that the air will ionize at
340 volts – the maximum potential in the system.
Each channel was populated and verified individually. See below image for test setup. A
dummy 100 kilo ohm resistor is used to load the circuit. A waveform generator is used as an
input. An oscilloscope is used to measure the output.

60

Figure 36: Preamp Test Setup
The following image is the oscilloscope screen of the output of the preamp when a 1 kHz,
2-volt peak to peak sine wave is incident at the input. This is the exact scenario as was simulated
in Spice and modeled in MatLab.

Figure 37: Preamp Verification THD
The first 7 harmonics were used to calculate the THD+N of the preamp. The THD+N
calculated to be 0.78 percent. This value is extremely close to the theoretical simulation result.
The quiescent state was measured and recorded. The values of the various bias points are
well within reasonable error due to component tolerances to the designed points. The image
below shows the quiescent state measurements.
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Figure 38: Preamp DC State
Power Amp
The power amp was constructed and verified in much the same was as the preamplifier.
However, due to limited test equipment while constructing the amplifier at home while under a
no travel order from the local government due to the global pandemic, few measurements were
taken of the power amp.
The verification test setup consisted of the power supply, preamplifier, and specific
channel of the power amp being verified. A Chord Mojo DAC was used to provide a 1 kHz sine
wave. The output was observed using a phosphorus oscilloscope. The image below shows the
output of the power amp.

Figure 39: Power Amp Verification
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Chassis Construction and Subsystem Integration
A CAD model visualization of the audio system chassis was created using Trimble
Sketchup. The images below show a screenshot of the model, and the completed prototype
chassis.

Figure 40: CAD Drawing of Chassis

Figure 41: Prototype Chassis Complete
The image below shows the inside of the completed prototype amplifier, with the
subsystems integrated together.
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Figure 42: Integrated Subsystems Within Chassis
Sufficient room remains to integrate the DAC subsystem upon completion. The DAC is
expected to mount to the wall of the enclosure on the bottom of the above picture.
System Testing
Due to limited test equipment, only the Right Mark Audio Analysis (RMAA) software
measurements could be taken. RMAA is a program that uses a studio audio recording interface
or other high-fidelity sound card to test audio products such as headphone amplifiers. Each test
was conducted twice: once as a control run to measure the studio interface connected to itself as
a baseline, and once with the headphone amplifier inserted in between the studio interface input
and output.
The following levels were used for both the control and experimental tests:
•

THD, IMD+N: -4.0dB

•

Freq response swept sine, interface input channel gain turned down until level is -15dB

64
Control Test
The control test consisted of a Behringer UMC22 studio audio interface and standard
studio hookup cable. Input 1 of the interface was connected to the TRS output of the interface.
Frequency Response
Below are the results of the control frequency response test.
•

40 Hz – 15 kHz range: +0.04, -0.05 dB

•

20 Hz – 20 kHz range: +0.04, -0.16 dB

Figure 43: Control Frequency Response
THD
Below are the results of the control THD test.
•

THD: 0.015%

Figure 44: Control THD
IMD+N
Below are the results of the control IMD+N test.
•

0.059%
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Figure 45: Control IMD+N
Experimental Test
The experimental test consisted of the exact same setup as the control test, except the
prototype amplifier was situated in the signal chain between the input and output channels of the
studio interface. Any differences from the control measurements are those artifacts generated
from the amplifier.
Frequency Response
Below are the results of the experimental frequency response test.
•

40 Hz – 15 kHz range: +0.04, -0.05 dB

•

20 Hz – 20 kHz range: +0.04, -0.19 dB

Figure 46: Experimental Frequency Response
THD
Below are the results of the experimental THD test
•

THD: 0.827%
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Figure 47: Experimental THD
IMD+N
Below are the results of the experimental IMD+N test
•

IMD+N: 0.622%

Figure 48: Experimental IMD+N
Discussion of Results
The frequency response figures for both the control and the experimental are identical,
within reasonable measurement error of the device. This shows that the frequency response of
the audio system developed in this project extends well beyond the range of normal human
hearing. This metric is in direct support of the project goals.
The THD performed by RMAA takes into account differences between the control and
experimental. The test measured the THD to be 0.827%. This is within a few tenths of a single
percent of the simulated results. Furthermore, the spectrum shows that the harmonic content is
almost entirely second order. This result is extremely satisfactory, meeting the design
requirements and supporting the project goals well.
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The IMD+N test shows that as expected, the audio system developed in this project has
significant intermodulation distortion (IMD). IMD is typically associated with the sonic
characteristics desired by this project. Therefore, the IMD results are satisfactory.
Listening Testing
A blind study was conducted among the members of the household in which the author
resides during the 2020 Covid-19 pandemic to determine if the project goals of meeting certain
sonic characteristics was indeed satisfied. The previous tests verified that the design
requirements were met, but did not verify that those design requirements if met would result in
the satisfaction of the project goals.
Procedures
The study was a survey based listening test. Participants were shown a 1-minute section
of a track from Device 1 followed immediately from the same 1-minute section of the same song
from Device 2. Device 1 and Device 2 were selected by dice roll for each track and recorded.
Headphones used are Beyerdynamic T1, second generation. Participants were asked to rank from
1 (Device 1) through 5 (Device 2) which device demonstrated a particular sonic characteristic. 3
was neutral; no difference between devices. The results were recorded and post-processed.
The two devices being compared are the amplifier developed in this project driven by a
Chord Mojo DAC, and the Behringer studio recording interface. Loudness levels were matched
manually prior to the participant sampling the tracks. The participant was not permitted to see or
hear the setup of each track, ensuring that the participant was entirely unaware of which device
he or she was listening. No comment was made in response to questions asked about the
meaning of particular words or musical jargon in an attempt to keep results accurate. Participants
were allowed to interoperate the meaning of the listed sonic characteristics themselves.
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Below is a sample survey for one track:

Figure 49: Survey Example
Below is the track list. The track list is prepared to cover a very wide range of music
covering wide range of time and sonic character.

Figure 50: Track List
Results
Below are the results of the listening test, sorted in two different ways. One chart shows
the weighted preference averaged across all tracks, separated by sonic character. The other chart
shows the weighted preference averaged across all sonic characters, separated by track.

69

Figure 51: Average Sonic Character

Figure 52: Preference per Track
These results are extremely interesting. The average sonic character chart shows that
across a range of musical styles, the prototype amplifier developed in this project was perceived
as more musical, demonstrating a better sense of space, delivered a warmer sound, as well as
provided more detail. The prototype amplifier was superior to the studio recording interface in
all four categories.
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When the data is arranged per track, the results are even more insightful. Very consistent
among the albeit small sample size was a relatively strong preference for one device over the
other for a particular track. However, when the prototype amplifier was preferred, it excelled
greatly. When the studio interface was preferred, it was only marginally better than the prototype
amplifier. It appears as if the desirable elements of the prototype amp are much higher in
magnitude than the desirable elements of the studio interface - the tube amp does "its thing"
better than the studio interface does "its thing."
Budget and Justification
Cost Breakdown
Manufacturer Part
Index Qty Number

Description

Unit
Price

Extended
Price

1

1 LM393DT

IC COMPARATOR LP DUAL 8-SOIC

0.11

$0.11

2

2 UVR1C101MDD1TA

CAP ALUM 100UF 20% 16V RADIAL

0.07

$0.14

3

4 CF14JT270K

RES 270K OHM 1/4W 5% AXIAL

0.01

$0.04

4

4 CF14JT910K

RES 910K OHM 1/4W 5% AXIAL

0.01

$0.04

5

6 C324C106K3R5TA

CAP CER 10UF 10% 25V X7R RADIAL

0.59

$3.54

6 10 SR215C104KARTR1

CAP CER 0.1UF 50V X7R RADIAL

0.05

$0.50

7

8 P6KE20CA

TVS DIODE 17.1V 27.7V DO204AC

0.15

$1.20

8

4 AC05AT0003301JAC00

RES 3.3K OHM 5% 5W AXIAL

0.41

$1.64

9

4 RNF14FTD1M00

RES 1M OHM 1/4W 1% AXIAL

0.02

$0.08

10

4 CF14JT2M00

RES 2M OHM 1/4W 5% AXIAL

0.01

$0.04

11

4 1N5369BRLG

DIODE ZENER 51V 5W AXIAL

0.14

$0.56

12

4 1N5373BG

DIODE ZENER 68V 5W AXIAL

0.39

$1.56

13

1 OSA-SS-212DM3,000

RELAY GEN PURPOSE DPST 3A 12V

2.39

$2.39

14 10 1N4937-T

DIODE GEN PURP 600V 1A DO41

0.03

$0.30

15 10 RSMF2JT200R

RES 200 OHM 2W 5% AXIAL

0.04

$0.40

16

1 LD1086D2T33TR

IC REG LINEAR 3.3V 1.5A D2PAK

0.49

$0.49

17

1 LM2990SX-5.0/NOPB

IC REG LIN -5V 1.8A DDPAK/TO263

1.9

$1.90

0.01

$0.12

18 12 C0603C104Z3VACTU

CAP CER 0.1UF 25V Y5V 0603
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19

2 CL10B105MO8NNWC

CAP CER 1UF 16V X7R 0603

0.02

$0.04

20

4 C0603X103F5JAC7867

CAP CER 10000PF 50V U2J 0603

0.38

$1.52

21

2 06035A200FAT2A

CAP CER 20PF 50V NP0 0603

0.15

$0.30

22

4 C0603X472F5JAC7867

CAP CER 4700PF 50V U2J 0603

0.38

$1.52

23

2 GRM188R60J476ME15D CAP CER 47UF 6.3V X5R 0603

0.2

$0.40

24

1 LM337KVURG3

IC REG LIN NEG ADJ 1.5A TO252-3

0.37

$0.37

25

1 PCM1794AQDBRQ1

IC DAC AUDIO 24BIT 192KHZ
28SSOP

14.77

$14.77

26

3 OPA1612AIDR

IC AUDIO 2 CIRCUIT 8SOIC

3.22

$9.66

27

1 PCM2707CPJTR

16BIT AUDIO DAC WITH USB
INTERFA

4.6

$4.60

28 12 RC0603JR-070RL

RES SMD 0 OHM JUMPER 1/10W
0603

0.01

$0.12

29

4 CRGCQ0603J1K5

CRGCQ 0603 1K5 5%

0.01

$0.04

30

4 ERA-3AEB103V

RES SMD 10K OHM 0.1% 1/10W 0603

0.05

$0.20

31

4 ERJ-PA3F1200V

RES SMD 120 OHM 1% 1/4W 0603

0.02

$0.08

32 10 RC0603FR-071ML

RES SMD 1M OHM 1% 1/10W 0603

0.01

$0.10

33 10 RMCF0603JT22R0

RES 22 OHM 5% 1/10W 0603

0.01

$0.10

34

4 ERA-3YEB241V

RES SMD 240 OHM 0.1% 1/10W 0603

0.31

$1.24

35

4 RT0603BRD07511RL

RES SMD 511 OHM 0.1% 1/10W 0603

0.05

$0.20

36

4 ERA-3AEB821V

RES SMD 820 OHM 0.1% 1/10W 0603

0.05

$0.20

37

4 CRCW0603845RFKEAHP RES SMD 845 OHM 1% 1/3W 0603

0.03

$0.12

38

1 TL780-05CKTTRG3

IC REG LIN 5V 1.5A DDPAK/TO263-3

0.86

$0.86

39

1 ECS-120-20-3X-TR

CRYSTAL 12.0000MHZ 20PF SMD

0.21

$0.21

40 16 0603ZD106KAT2A

CAP CER 10UF 10V X5R 0603

0.092

$1.47

41

FERRIC CHLORIDE SOLUTION

18.77

$18.77

PROTO BOARD COPPER CLAD 6" X
550 6"

9.71

$9.71

BREADBOARD GENERAL PURPOSE
PTH

1.52

$3.04

Subtotal

$84.69

0.56

$1.12

1.1

$2.20

1 415-1L

42

1

43

2 FIT0099

1

2 53J500E

RES 500 OHM 3W 5% AXIAL

2

2 ECW-FD2J225K

CAP FILM 2.2UF 10% 630VDC
RADIAL

3

2 ERG-2SJ303

RES 30K OHM 2W 5% AXIAL

0.31

$0.62

4

4 PWR221T-30-1501F

RES 1.5K OHM 30W 1% TO220

2.46

$9.84
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5

4 RR02J100KTB

RES 100K OHM 2W 5% AXIAL

0.08

$0.32

6

2 PR02000203600JR500

RES 360 OHM 2W 5% AXIAL

0.07

$0.14

7

4 AC05000003900JAC00

RES 390 OHM 5W 5% AXIAL

0.4

$1.60

8

2 RSMF2JT10K0

RES 10K OHM 2W 5% AXIAL

0.04

$0.08

9

8 RSMF2JT1K00

RES 1K OHM 2W 5% AXIAL

0.04

$0.32

10

2 RCJ-032

CONN RCA JACK MONO 3.2MM PNL
MT

1.43

$2.86

11

2 RCJ-033

CONN RCA JACK MONO 3.2MM PNL
MT

1.57

$3.14

12

1 E112BL

CONN JACK STEREO 6.35MM PNL
MNT

7.93

$7.93

13

1 PTR902-2015K-A104

POT 100K OHM 1/40W CARBON LOG

2.8

$2.80

14

4 529802B02500G

HEATSINK TO-220 W/PINS 1.5"TALL

3.25

$13.00

15

1 200MDP1T1B1M1QEH

SWITCH TOGGLE DPDT 3A 120V

3.11

$3.11

16

2 RCJ-033

CONN RCA JACK MONO 3.2MM PNL
MT

1.57

$3.14

17

2 RCJ-032

CONN RCA JACK MONO 3.2MM PNL
MT

1.43

$2.86

18

8 RR02J1M0TB

RES 1.00M OHM 2W 5% AXIAL

0.08

$0.64

Subtotal

$55.72

1 10 2JQ 2-R

FUSE GLASS 2A 350VAC 140VDC
2AG

0.18

$1.80

2

1 PS-05-12

AC/DC CONVERTER 12V 5W

7.01

$7.01

3

1 C-40X

FIXED IND 320MH 600MA 10 OHM

11.92

$11.92

4

1 W57-XB7A4A10-10

CIR BRKR THRM 10A 250VAC

2.81

$2.81

5

2 KAL50FB5R00

RES CHAS MNT 5 OHM 1% 50W

3.25

$6.50

6

4 AC05AT0003301JAC00

RES 3.3K OHM 5% 5W AXIAL

0.41

$1.64

7

6 FMP100JR-52-68K

RES 68K OHM 1W 5% AXIAL

0.04

$0.24

8

1 EET-UQ2G561EA

CAP ALUM 560UF 20% 400V SNAP

3.89

$3.89

9

2 02540201Z

FUSE BLOCK CART 300V 10A
CHASSIS

1.37

$2.74

10

4 UVR2G4R7MPD1TD

CAP ALUM 4.7UF 20% 400V RADIAL

0.27

$1.08

11

3 1N5357BRLG

DIODE ZENER 20V 5W AXIAL

0.14

$0.42

12

4 AC05000001002JAC00

RES 10K OHM 5W 5% AXIAL

0.41

$1.64

13

7 1N5369BRLG

DIODE ZENER 51V 5W AXIAL

0.14

$0.98

14

4 ROX5SSJ30K

RES 5W XSM M/OX 5% 30K

0.35

$1.40

15

6 LLS2V221MELZ

CAP ALUM 220UF 20% 350V SNAP

2.73

$16.38
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16

6 1N5373BG

DIODE ZENER 68V 5W AXIAL

0.39

$2.34

17

2 UB5C-5RF1

RES 5 OHM 5W 1% AXIAL

0.78

$1.56

18

2 400KXW100MEFC16X30 CAP ALUM 100UF 20% 400V RADIAL

1.66

$3.32

19

2 ROX5SSJ36K

RES 5W XSM M/OX 5% 36K

0.35

$0.70

20

2 F-114X

POWER XFMR CHASSIS MOUNT
W/LEADS

8.34

$16.68

21

1 F-18X

POWER XFMR CHASSIS MOUNT
W/LEADS

16.67

$16.67

22

1 FN9222R-15-06

PWR ENT RCPT IEC320-C14 PANEL
QC

5.91

$5.91

23 10 1N4937-T

DIODE GEN PURP 600V 1A DO41

0.03

$0.30

24

1 ALQ3F12

RELAY GEN PURPOSE SPST 10A
12V

0.95

$0.95

25

2 RT424012

RELAY GEN PURPOSE DPDT 8A 12V

2.87

$5.74

26

4 CF14JT47R0

RES 47 OHM 1/4W 5% AXIAL

0.01

$0.04

27

5 55A0111-14-5

HOOK-UP STRND 14AWG 600V GR
FT

1.028

$5.14

28 10 81044/12-20-2

81044/12-20-2 FOOT

0.254

$2.54

29 10 81044/12-20-0

81044/12-20-0 FEET

0.254

$2.54

30

2 AC05000003008JAC00

RES 3 OHM 5W 5% AXIAL

0.4

$0.80

31

5 8020.5068.G

SHF 6.3X32 FUSE 1A F

0.55

$2.75

32

1 BF310

INLINE FUSE HOLDER 10A/18AWG

1.55

$1.55

33

4 CF14JT100R

RES 100 OHM 1/4W 5% AXIAL

0.01

$0.04

Subtotal

$130.02

1 10 -

Mogami W2330 Interconnect Wire

0.41

$4.10

2 40 -

20 Ga. Stranded Cloth Wire 600 Volt
Rating

0.48

$19.20

Subtotal

$23.30

1

2 SO-9PIN

9 Pin Tube Socket (no Shield)

2.50

$5.00

2

2 SO-8PINF

8 Pin Fender Tube Socket

2.50

$5.00

3

2 JJ-E88CC-Te...

JJ E88CC (Tesla label)

9.95

$19.90

4

2 Matched Trio...

Matched & Balanced Triode

5.00

$10.00

5

2 CA-SO-3300...

Solen Fast Cap 3.3uF / 630V

3.95

$7.90

6

2 CH-6AS7

Sino 6AS7 / 6N13 / 6H13C

19.95

$39.90

7

2 CA-SO-100U...

Solen Fast Cap .10uF / 630V

3.70

$7.40

8

4 CA-SO-1200...

Solen Fast Cap 12uF / 630V

7.95

$31.80
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1

1 Noctua NF-A8 ULN

Ultra Quiet Silent Fan, 3-Pin (80mm
Brown)

Subtotal

$126.90

15.95

$15.95

Subtotal

$15.95

1

1 -

100 Pcs female spade connector

6.39

6.39

2

1 -

100 Pcs male spade connector

6.39

6.39

3

1 -

2 Pcs prototyping bread board

7.99

7.99

Subtotal

20.77

Total

457.35

Cost Justification
The components and vendors in the above list are chosen for a number of reasons. The
primary criteria used to determine a particular approach or methodology is component
availability. The secondary criteria used to determine a particular approach or methodology is
cost. Little attention is given to the relative size or weight of any component or set of
components, due to the function-over-form nature of this “high end” desktop audio system.
Additionally, this prototype amplifier competes with off the shelf solutions that cost
nearly five times as much. Significant effort is given to use components already in hand rather
than purchasing a specific component.
It must be kept in mind that this project is not at all interested in developing the cheapest
audio system. This project is interested in developing an audio system that meets the given
criteria. Cost was not one of the listed criteria. This project seeks to push the boundary of highfidelity music consumption, rather than save a few dollars by making risky compromises.
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